Cache memory does not work correctly. What items should be checked?

Please check the following about cache control resisters (CCR): 

- Enable bit "1" enable

- Invalidated bit "1" cache (Initialization)

- Is access size to CCR correct? (Longword, 32-bit access)

- Is a cache enable area accessed?